10nm Takes a Different Tack: Cannon Lake to Ice Lake

In Intel’s own words, it shipped its first 10nm products for revenue by the end of 2017. These first processors, known as Cannon Lake, were shipped to a number of OEMs and stealthily hidden from the public, being pushed into commercial and educational products in China and others.

The processor had only two cores active, and the integrated graphics was broken, giving an indication of how well the first generation of 10nm was progressing. Intel had already committed to shipping 10nm for revenue by the end of 2017 to its investors, and the small side announcement at CES 2018 (it wasn’t mentioned in the keynote) followed by the small trickle of almost non-existent Cannon Lake product over 2018 technically fulfilled Intel’s obligation.

Click through to see the video

This version of 10nm didn’t get off the ground. Intel eventually put it into the Crimson Canyon NUC family in late 2018, but it was slower than the 14+++ processors it was meant to replace, and used more power.

At the time when Intel announced 10nm was shipping for revenue, it had already announced that the next generation product was going to be called Ice Lake, built on ‘10nm+’. By Intel’s Architecture Day in December 2018, the company tried to quietly rebadge Ice Lake as 10nm – when asked about the change and if this version of 10nm was any different to Cannon Lake, Intel’s Raja Koduri, partnered with Murthy Renduchintala, stated that ‘[10nm] is changing, but it hasn’t changed’. If ever there was a cryptic answer, this was it.

Ice Lake Rebadged to 10nm: Why?

So now we have Cannon Lake on ‘10nm’, and Ice Lake originally on 10+ but now rebadged to 10nm, but a different 10nm, with no real explanation as to why. In discussing with a number of peers and analysts in private conversations, the apparent conclusion they have come to is that Intel did not want to admit that its first generation of 10nm product had failed. Ever since then, Intel has attempted to quietly and discreetly shift Cannon Lake under the rug, as if it didn’t exist (it does exist, we did a big review on it, and Crimson Canyon is still for sale today at some of Intel’s biggest partners and major retailers).

Without Intel needing to admit that the first generation had failed, Ice Lake was the true ‘native’ 10nm product that was destined for life in the fast lane for consumers. If that was the case, then the low key presentation at CES 2018 stating it was shipping in 2017 was simply to meet investor targets. Intel never promoted Ice Lake as its first 10nm product, but the fact that the Cannon Lake product wasn't great meant that the company had to try and remove it from people's minds.

On Ice Lake, we studied the Ice Lake design, and we’ve seen lots of notebooks built on it. The fact that Intel called it ‘10th Gen’, and then also released the Comet Lake 14++++ product also called ‘10th Gen’, really ended up confusing the company even more, even in presentations to the press. It was the first time Intel had two products within the same generation of marketing name under different process nodes. It even confused OEM partner marketing teams as well as sales staff.

The problem with calling Ice Lake the new 10nm, is that internally the engineers still called it 10+. As Intel also announced other new products, such as Snow Ridge, or Lakefield, despite these meant to be called under the new 10nm, they would often be cited as ‘10+’ depending on which department of Intel you spoke to.

10nm Takes a Different Tack: Sapphire Rapids and Tiger Lake

In later 2019, during Intel’s HPC DevCon event focusing on supercomputers, the company discussed its post-Ice Lake server processor, Sapphire Rapids. It had already been announced that Sapphire Rapids was to power the Aurora supercomputer (which was originally supposed to have a 10nm Xeon Phi processor), however as part of the DevCon event we were discussion Sapphire Rapids in the context of a 10+++ process node. This event was mostly under the auspices of engineers, and those engineers were using 10+++ under the oldest naming scheme to identify Sapphire Rapids, or in other conversations, 10++. We were subsequently corrected by marketing in confirming that the official process node name was 10++; the engineers somewhat scoffed at this as a knock on effect to the Ice Lake name changing.

With the confusion on what to call these products between marketing and engineering, the discussions between the two (at least, from my perspective) didn’t really have any teeth at the time. Engineers didn’t either know about the new naming scheme, or didn’t understand why marketing had changed the names. Marketing wasn’t always there to correct engineering when speaking externally, and even if they were, sometimes the engineers wouldn’t understand the reasons why the names had changed. It starting to come to a head when Intel was discussing the product after Ice Lake, called Tiger Lake.

At CES 2020, the company announced Tiger Lake to the world in its Keynote address. As part of that keynote, as well as the press briefings, there was a lot of discussion as to whether this was a 10++ or 10+ product. People were getting confused between the old naming schemes and the new naming scheme, and whichever one was being used at the time.

I have continually had the conversation, especially at technical events, where I need to ask someone from Intel to clarify which scheme they were working under for any given product. For anyone outside of this bubble trying to keep track of it all, I can’t imagine what headaches you might have had – I was talking directly to Intel a lot of the time and it was giving me plenty of headaches! As Intel started announcing more 10nm-class products from different portfolio lines, each business unit had its own engineers in its own state of confusion. This came to a head when Intel changed the naming a second time.

No More Pluses, It’s All About SuperFin

As part of Intel’s Architecture Day 2020, the company did three things:

  1. Go into detail about Tiger Lake
  2. Go into detail about DG1 Xe Graphics, and new products in the portfolio
  3. Rename the different 10nm process node using SuperFin

As part of that event, Intel went into some detail about its new ‘SuperFin’ technology. Using an updated metal stack and new capacitor technology, Intel had designated its latest BKM update for Tiger Lake and DG1 graphics as ‘10nm SuperFin’.

This is very much a marketing name, but the idea from the point of view of Intel’s communications team was to rebadge every 10nm product from Intel with some new variation of SuperFin as needed. This pushed Intel away from the ++++ nomenclature (something I’d advocated for anyway), and gave an opportunity for the company to realign all of its manufacturing branding with this new scheme.

While an interesting direction, Intel’s communications team has had two problems with this.

  1. Most/Some engineers were still working on the original naming scheme
  2. Some engineers/marketing were working on the first updated naming scheme and didn’t get the memo

Since changing from + and ++ to SuperFin, I have had a number of confusing calls with Intel’s engineers.

At Hot Chips in August, I was told by the presenter of the Ice Lake Xeon processors that the technology was an ‘enhanced 10nm’, which could have been meant as 10+, under the original naming scheme.

Even this week, for the launch of Intel’s new embedded Atom CPUs, I was told these CPUs were ‘10++’, without any indication of which naming scheme they were using. I was then told it was SuperFin. After the press release was changed for SuperFin, and we published our article, it was noticed that Intel's own product database had it listed as regular 10nm, no SuperFin. It turns out that it was regular 10nm, no SuperFin, the same as Ice Lake.

Even when directly discussing with Intel’s communication teams, they would start referring to the original naming scheme, or the first updated scheme. I've had to request double confirmation on multiple occasions. While Intel has a main HQ communications team, each business unit inside Intel has its own PR people. Each business unit may also be working with a PR agency (sometimes different to each other), and then beyond that, there may be different PR connections for each region, and then each with its own localized PR company. Renaming a product or a process is thus a very hard thing to force down every channel, compared to a new product which should have the right name on the initial documents.

When speaking with Intel’s lead Tiger Lake engineers in a 1-on-1 interview, I asked them outright if the new SuperFin naming scheme was being used by the engineering teams. I was told that for the most part, it was. I followed up asking if mistakes and slip ups were made, and the answer came back in the affirmative. It’s somewhat clear that the Engineering teams don’t like being pushed around by the marketing/communications teams in this way, having to change internal documents and naming processes in order to internalize what stuff is being called when it can’t be called what it originally was almost a decade ago. We see the same thing when engineers are rolled out to present about new products – they will call the processors by the internal code names, not ‘Core 10th Gen’ or similar, and often have to stop themselves by continually saying the code name.

Why Do We Have Multiple Versions of a Process? The AnandTech Decoder Ring for Intel 10nm
Comments Locked

143 Comments

View All Comments

  • TheJian - Wednesday, September 30, 2020 - link

    They did that to sell old chips stuck in inventory forever; nintendo probably got a great deal on stuff that at that at point was worth $0 to Nvidia. They didn't say whatever dude, they said no margin and robs from core R&D so we passed. The didn't pursue Nintendo, it's old crap that couldn't be sold to anyone else.

    NV doesn't do poor stuff until forced, or they simply have nothing else to sell more of, get it? If I've tapped out the entire gpu market, making a mint, etc, then make poor stuff if you still have resources. IE, if NV is short on silicon they put out low models LAST (heck they pretty much always do it, smarter).

    What kind of soc is in that premium console from nintendo? Hint, it's not 7nm in that first one.
    https://arstechnica.com/gaming/2016/12/nintendo-sw...
    Hybrid consoles use "LAST GEN TECH". So they didn't waste tons of R&D did they? :) They are also very small chips even with the new ones (the lite model has newer tech, old T4 was ~100mm^2). Xbox/ps4 were 400+. Those puny ones won't steal much from the 3000's right? They went to samsung, so this deal might have been all they could get out of TSMC at the time (apple was buying all 7nm, now moved to 5nm, amd/intel bought a bunch of the freed up stuff).

    Selling your own console and a chip in others for $10-15ea is very different, and also brought their store for game sales (income off other's work). Not the same as 450mm^2 console chips for $10-15 each when those could be flagship cpu/gpus that make $100 or more. NV just ran out of cards in minutes. AMD claiming they won't. It would be a lot easier if you weren't wasting silicon on $15 items right? That size is a large AMD gpu not being sold for $500+. IE, 3070 is ~393mm^2. NV makes more than $15 on them. As the poor guy in semi, you should concentrate on INCOME, not units or share. This has nothing to do with being cool, it wasting R&D. It's about money, so yeah, legit. Your comment? Stupid. Intel screwed the lowend when short 10% silicon (couldn't fill about 10% of customers PC's), and moved to HEDT/server. You don't seem to understand the conversation or how these companies work.

    Shield was an attempt again, to move old silicon and only cost 10mil to dev both shield TV and the handheld they said...That is a small price to pay to move old chips worth at least as much and collect some money on the store maybe, push streaming, etc etc. It was a small price to pay and a good move business wise at the time. They failed in mobile so tried to recover some of the wasted silicon collecting dust and push new streams of income while doing it. Good management. These end up in AMD writeoffs (see trinity etc IIRC, multiple apu junk).

    They are no xbox/sony because they wanted MORE money. You are proving my point. AMD sold out cheap, NV wouldn't. Yeah, you're right. Thanks. They tried to MAKE MONEY, not RIP off MSFT. I wouldn't work for free either basically. :) 15%, in semi? ROFL. Only if I can't make more on something else ANYWHERE. Note xbox360 cost MSFT 3.5B or so, and Sony's lost ~4B...ROFL. Jury still out on ps4/xbox1 etc. AMD thought they might beat NV tech by being in a console and hoping games would aim at them, fixing their perf problems vs. NV gpus. It's not working. See 9% going to NV over TECH. RT+DLSS sells...OUT that is..In minutes.

    Wake me when you actually have a data point and learn to debate. See Paul Graham's chart.
  • Teckk - Wednesday, September 30, 2020 - link

    Yes, all fabs at full steam. Funny you forgot about 10nm and 7nm.
    "but it is only until they right the fab ship and they have many ways to do that." like they've been doing it for last 4 SkyLakes? Or was it 5? You're good at counting you will know that for sure.
    Come for a bebate when you actually know something about the process nodes and where they are. Play with historical numbers till then. That's what they are. Historical.
  • Tilmitt - Sunday, September 27, 2020 - link

    Is Anandtech aware that Nvidia Corporation has released a new series of 3D accelerator boards?
  • Qasar - Monday, September 28, 2020 - link

    they are, but there are these fires in California.......
  • Sychonut - Monday, September 28, 2020 - link

    Excessive politics + power hungry Murthy = delays
  • deil - Monday, September 28, 2020 - link

    I am not sure how reliable that source is, but I heard Intel could not get double-digit yields on 10nm
    at first, then after making design less "innovative", but yields were okaying, performance was within margin of error from 14nm+++++++++++++
  • Spunjji - Monday, September 28, 2020 - link

    Entirely reliable.

    In practice, Ice Lake is roughly comparable to Comet Lake in everything but GPU performance; overall what it gained in IPC it lost in clock speed. This was *after* Intel had already relaxed their 10nm transistor density way below their initial claims of 67-100 million transistors per square millimetre.

    They finally seem to have fixed that with Tiger Lake, but given the paper-launch nature of that release and their reluctance to discuss the 8-core variants, I'd be happy to surmise that either yields are still not great or they only have some fraction of their 10nm fab resources capable of manufacturing on the new "SuperFin" node variant.
  • RedOnlyFan - Saturday, October 3, 2020 - link

    @spunjji Your delusional comments deserves a praise.
  • Linustechtips12 - Monday, September 28, 2020 - link

    Look honestly since intel didn't have completion why wouldn't you stay roughly on the same node it saves money and time somewhat you can argue that they should've been innovation but are people forgetting they own stock in amd to
  • Agent Smith - Monday, September 28, 2020 - link

    They're going to drown in those lakes

Log in

Don't have an account? Sign up now