Intel's Tremont Slide Deck

Beyond The Core, Conclusions
Comments Locked

101 Comments

View All Comments

  • eddman - Saturday, October 26, 2019 - link

    MP4 is a container, not a codec.
  • Alien959 - Friday, October 25, 2019 - link

    I am reading this article on goldmont + powered laptop. While definitely is not a speedster, the hardware is perfectly usable for light tasks like internet browsing, text editing I even did some 1080p edits in premiere and some modeling in SketchUp pro. It handles the tasks fine. The rest of the hardware is a ssd and 8 gb of ddr4 ram. The main reason what makes the system usable is that the GPU is supported in both programs, and that alleviates the speed of weaker cores on the CPU side.
  • Bigos - Friday, October 25, 2019 - link

    > The two ALUs have one focused on fused additions (FADD), while the other focuses on fused multiplication and division (FMUL).

    Did you mean *float* instead of fused? The only thing that comes to my mind when you say "fused" is FMA: fused multiply-accumulate.

    Also, in the "New Instructions" section the table is titled "TITLE", which sounds amusing but is probably a left-over.
  • mode_13h - Saturday, October 26, 2019 - link

    Yeah, this was also mentioned above. You are correct, as I said in my reply to @ternnence.
  • snakyjake - Friday, October 25, 2019 - link

    If it works for HTPC, decodes HEVC efficiently, low power, low heat, fanless, then I'll buy it.
  • Namisecond - Friday, November 1, 2019 - link

    The current Goldmont+ chips already do all that.
  • ksec - Saturday, October 26, 2019 - link

    Not useful without pricing. In terms of absolute numbers in both Performance and power, ARM or POWER has readily available solutions.
  • Elstar - Saturday, October 26, 2019 - link

    The dual frontend decoders seem ideal for SMT performance. I'm surprised they don't have that option for those that want it.
  • TomWomack - Sunday, October 27, 2019 - link

    '1.5 MB will be a 12-way design, while 4.5 MB will be an 18-way design. (We therefore assume that a 3.0 MB L2 will be 15-way'

    1.5MB 12-way would be 12 256kb blocks; 4.5MB 18-way would be 18 512kb blocks; 3.0MB would be either 24-way with 256kb blocks or 12-way with 512kb blocks, almost certainly the latter
  • AshlayW - Sunday, October 27, 2019 - link

    Intel's new SoC design with "low power" and "high power" cores, akin to the big.LITTLE from ARM, is actually pretty awesome. I'll give them credit where it's due, Sunny Cove, and Tremont are shaping up to be fantastic architectures - for low power mobile, an area where I'd love to see more super tiny low power x86 devices, as I have grown quite fond of my HP envy X360, even though it has the comparatively less efficient Raven Ridge silicon in it (2500U).

    It's just a shame they won't have anything interesting on the desktop. I'll tell you what, Intel. If you want my custom, get these ULP chips into something like a One mix Yoga 3, and I might even buy it. Now imagine playing Warframe, on the go, on a device I can slip in my pocket with a wireless Xbox Controller in the other one. Make it happen.

Log in

Don't have an account? Sign up now