Managing Power

When designing a processor, power delivery is as important as the microarchitecture. There are many ways to provide power, with the options typically balancing design effort, die area, efficiency, and simplicity.

The best way to look at it is to consider a basic implementation. This might be to supply one power rail to all cores with one set voltage to all of them, and a separate power rail to the graphics, and a separate power rail to the memory controller. Let the motherboard manage the input voltages into the chip, and controlling each large segment is easy.  Now how about separating up each of the cores into its own voltage island, and being able to control them all individually. This design is more complex, requires more control, but ultimately can be used to save a lot of power – there is no need to fire up all the cores to 4.0 GHz when only one is active. The downside of this implementation is if the design needs a separate power rail for each core coming into the processor. This makes the motherboard side of the power regulation very complex and expensive, and potentially inefficient.

The next step in the design would be to create a single voltage rail going into processor, and sorting out the voltages inside the processor with regulators. It sounds complex to do in silicon because it is, but offers the best payoffs. AMD has done that last one.

The biggest upside to such a design is sending power where it needs to go while also keeping costs down and efficiency high. With all the effort in the design phase, it becomes a better platform when put into the field. In this slide, AMD shows how the processor keeps one core half-fed and another core ticking over during the graphics phase of 3DMark, while they issue kernel commands and do some basic physics, but when the physics phase kicks in the cores can each turbo individually while the GPU comes back down. Add in some fine-grained control and as long as it reacts quick enough, it should offer a power-efficient implementation.

AMD calls the first part of what they have done as ‘Synergistic Power Rail Sharing’, which basically means one power rail going into the processor. If that sounds familiar, Intel did it with Broadwell and currently does it on their high-end processors. Where Intel used a FIVR, or fully integrated voltage regulator with massive inductors (remember the cut out required on Broadwell motherboards for those inductors?), AMD is using a split VDD package rail and per-island linear low-dropout regulators (LDO) for each of the cores and each of the compute units. Every voltage island required gets an optimized LDO for its purpose, which doubles as a power gate when that portion of the processor can be turned off. This implementation allows for the motherboard to be simplified (lower cost), and the processor to have better control, at the expense of extra control circuitry.

When Intel introduced their FIVR implementation, they said that they found better efficiency using their big inductors and decided against the linear LDO regulators because they were inefficient at low power. We put that to Sam Naffziger, AMD’s top guy on power, and he responded that yes, as a percentage, the power efficiency at idle might be lower than expected – but the power consumption of an idle core while another is loaded is still a very tiny proportion. Sam stated that when the LDO is in complete power gate mode, it can be considered off and any residual power consumption is minimal, regardless of its actual efficiency. He said that they still worked hard on the LDO implementation for power efficiency anyway, to make sure everything still worked.  Overall, total current requirements were down 36%, which reduces the motherboard-side power regulation, leading to smaller, lighter, and potentially cooler designs.

AMD stated that with Intel’s new 8th Generation Kaby Lake-R mobile processors, with the increase in core count but the same TDP, it meant that the system had to drive more current, especially to hit the higher PL2 power state which had more than doubled over the 7th generation parts. The downside to having a single rail implementation, at least from a reviewer’s perspective, is that it now becomes harder to separate the CPU and the GPU for power monitoring.

With per-core voltage access, AMD is able to fine-tune the dynamic voltage/frequency scaling algorithms for each core as well as the GPU based on the external sensors, current loading, and available power. As long as threads are not jumping from core to core, AMD is able to identify the cores that are churning through the most work (e.g. during a game) and direct power to those cores using frequency arbiters for each core.

Race to Sleep

In the past we had the race to idle – the notion that if you applied extra power to finish a workload quicker, overall less energy was used when you compared the static (always there) and dynamic (on demand) energy of the system. Now we have a race-to-sleep: how quickly can the parts of the chip come in and out of sleep states in order to save power. If one element of the silicon gets a request every 50ms that takes 25ms to process, it has a 25ms window to potentially sleep – if it can’t get in and out of sleep in under 10ms, then there is no point turning it off.

The race to sleep is usually countered by offering a series of sleep states, with the nearest sleep states being quicker to enter/exit but offering less of a power reduction. With Ryzen Mobile, AMD is adding extra sleep states due to the use of the linear LDO regulators we discussed in the previous section.

With each core now in its own power island with its own LDO, each core can enter sleep states independently. In this case, AMD’s CC6 state powers off most of the core but keeps the L3 cache active in case another CPU uses it – it only takes 100 microseconds to enter/exit this CC6 state. When all the cores are in CC6, the regulators can also disable the L3 cache altogether for a CPUOFF state, giving better power reductions but now the entry/exist latency is around 1.5ms.

The same goes for the graphics: the LDO regulators can effectively power gate 95% of the GPU, including the compute units, the fixed function encoders/decoders, and potentially parts of the display pipeline. The uncore is still active however, in case other parts of the GPU need to use it.  When certain criteria are met, the graphics can enter a GFXOFF state, saving most of the power.

When CPUOFF and GFXOFF are both enabled, the system can fully implement VDDOFF, which disables most of the processor entirely. This sounds like a complete system shutdown, but enough of the display pipeline is active to still have a powered on state. AMD is quoting that when a system has a static Windows screen with nothing firing up the cores, the chip could be in this VDDOFF state up to 99% of the time.

Some of this power gating control comes through the Infinity Fabric, which consists of both data control and system control elements. As some of the regions of the processor still need to remain on to keep the system alive, even in VDDOFF mode, AMD has used the Infinity Fabric to separate the core into two different sorts of regions:

Type A: Can remain off during display refresh
Type B: Can become briefly active for display refresh

Because a 60 Hz panel will refresh every 16.6ms, certain parts of the SoC still need to ensure the frame buffer has data and keep it active. Obviously, if the data buffer needs updating then a lot more of the processor needs to fire up to do so, but this case is taking care more about static images on the display, and overall is an intersting approach that is something we more typically see in smartphone/tablet-focused processors.

With the two region types, the fewer Type B regions there are means the more power you can save by keeping the Type A regions turned off during display refreshes. In this case AMD uses a state machine to control the display buffer and keep control of the different regions, but here it shows that only the memory controller, display controller, and multimedia hub are in that Type-B for display refreshes, and the rest of the processor can remain in the lower power states.

This ultimately saves more power for laptops when it comes to battery life: how much of the time does a user spend on a laptop just looking/reading at a static screen? It is a very common use case.

Ultimately AMD is saying that with all the new power enhancements, they are expecting good improvements in battery life. With this slide, VP9 playback time is doubled (because now the GPU has a VP9 decoder); while something more comparable like 1080p H264 playback is boosted by 15%. That doesn’t sound like much, but it can mean an extra few minutes when you are running low trying to get something done in a high-pressure situation.

Sense Me Ryzen: Better Boost AMD Ryzen Mobile: Zen 1.5
POST A COMMENT

140 Comments

View All Comments

  • Alexvrb - Saturday, October 28, 2017 - link

    No. XB1 has way more bandwidth than delta compression and other efficiency boosts can make up for. Dual channel DDR4 2400 vs quad channel DDR3 2133. That's even BEFORE you count a halfway talented developer's usage of the ESRAM, which when used properly takes a lot of pressure off the main memory. No, compute resources are the real limiting factor on XB1. The new XBOX on the other hand has plenty of both. Reply
  • nightyknight - Monday, October 30, 2017 - link

    There is no way they will have the similar GPU performance lol. Reply
  • MonkeyPaw - Thursday, October 26, 2017 - link

    Zen is more powerful than the Jaguar cores in the consoles, and even the 4C/8T Zen will beat out the 8C Jaguar, especially when boost is applied. That said, RR should be better than the original XboxOne (S), as that console has to make due with DDR3. The original PS4 uses GDDR5 and has a beefier GPU. I’d estimate it’s something like X1X > PS4pro > PS4 > RR > XboxOne/S
    The qualifier here is that RR is limited to 25W, where some consoles go over 100W. I am pretty excited to see what sort of RR implementation awaits PS5 and Xbox(4).
    Reply
  • Alexvrb - Thursday, October 26, 2017 - link

    The DDR3 in XB1 isn't really a massive handicap like you're claiming, at least not in the hands of a halfway decent developer. First, it's quad-channel, not dual-channel like Raven Ridge. Second, there's a chunk of ESRAM that greatly boosts overall effective bandwidth. Bandwidth isn't the biggest limiting factor for the XB1. I suspect XB1 will still best even the 10 cluster Ryzen Mobile. However, for a 12-25W (15W nominal) design, RR is really impressive. Reply
  • MonkeyPaw - Thursday, October 26, 2017 - link

    I forgot that XboxOne used 256bit memory. Still, I would suspect that RR still might beat it, at least if initial 1080P benchmark claims hold true. Many XboxOne titles didn’t render at 1080P, but more like 900P. If RR can do decent 1080P gaming even at medium, that’s pretty promising. Reply
  • Alexvrb - Saturday, October 28, 2017 - link

    If you scale detail level to match, I highly suspect the framerate on XB1 will be higher. Match framerates and resolution and XB1 will have more detail. Don't get me wrong, again, I think RR will be entry-level game-capable which is more than I would say for any Intel chip that isn't paired with discrete graphics. But there will be compromises. Reply
  • Lolimaster - Saturday, October 28, 2017 - link

    In cpu is probably way fast but in GPU it had like 2X less performance and probably more once you factor the lack of GDDR5 or HBM2 as dedicated ram. Reply
  • tipoo - Monday, October 30, 2017 - link

    Or the MX150, which is popular in this segment. Reply
  • ddriver - Thursday, October 26, 2017 - link

    That ideapad looked good until I saw "single channel"... Reply
  • Samus - Thursday, October 26, 2017 - link

    Typical Lenovo fuckup right there. At least HP didn't commit their usual crime of cramming a 768p screen in a 15" laptop... Reply

Log in

Don't have an account? Sign up now