Original Link: http://www.anandtech.com/show/1822
AMD's Phil Hester Speaks: Next Generation Architecture, Sort ofby Anand Lal Shimpi on October 14, 2005 6:33 PM EST
- Posted in
AMD has been unusually quiet since Intel announced their next-generation microprocessor architecture at IDF just a couple of months ago. AMD argued that they didn't have to talk about a new architecture, as Intel is just playing catch-up to their current architecture.
However, we look at it like this - AMD has the clear advantage today, and for a variety of reasons, their stance in the marketplace has not changed all that much. With a more competitive product, Intel could make it very difficult for AMD, which in our minds is even more reason for AMD to put their best foot forward today, letting the world know that when pushed, they will push back.
Regardless of what we think AMD should do, the fact of the matter is that we haven't heard much about what they are going to do, starting even before IDF. Could it be related to the departure of AMD's Fred Weber? We're not entirely certain, but while in Dresden for the Fab 36 grand opening we were able to speak with Phil Hester, AMD's new CTO.
AMD's new CTO - Phil Hester
Phil headlined a briefing on the future of AMD's microprocessor architecture, which piqued our interest, as it promised to answer questions we've had for a good part of the year. The briefing itself was much more of a Q&A, rather than a black and white outline of AMD's plans to counteract Intel's latest offerings. The one concrete piece of information we did get however, was this table below, outlining AMD's current architecture, what's coming very soon, and in the distant future:
|Now||Coming Soon||Future Goals|
|Extensions to AMD64||FPU Extensions to AMD64|
Dual Core Architecture
|Multi-Core Architecture||Throughput Architecture|
Direct Connect Architecture
|Scalable SMP Architecture||On-chip Coprocessors|
Enhanced Virus Protection
|Pacifica Virtulization||Secure Execution|
HyperTransport 1.0 and 2.0
|HyperTransport 3.0||HyperTransport 4.0|
|DDR3, FBDIMM||DDR4, FBD2|
AMD PowerNow! Technology
|Partitioned AMD PowerNow! Technology||System Resource Management|
High Reliability RAS
|Mainframe-class Reliability||Best-in-class Reliability|
|System Performance per Watt||Throughput per Watt per Dollar|
Note that the "Now" column does include a bit of what's coming soon, mainly support for DDR2. As we've mentioned before, DDR2 support is due for the Athlon 64 next year, along with the upcoming Socket M2 (940-pins) for the desktop and Socket F (1207-pins) for servers. Note that despite the similarity of the M2 socket to the first K8 socket, it will not be pin compatible with current Opterons and/or older Athlon 64s.
The Coming Soon column refers to features that could begin appearing as early as the next twelve months, but obviously items like DDR3 will not be shipping in the next year. Both the Coming Soon and Future Goals columns list extensions to the AMD64 instruction set as things coming down the pipe for AMD's architecture. The idea behind extensions to the AMD64 ISA is to improve performance in specific applications, much like how SSE/SSE2/SSE3 have done in the past.
It is no surprise that talks of multi-core are up next, although the desktop will remain predominantly dual core for the foreseeable future. AMD has often talked about a quad core Opteron, and we'd expect to see the first examples of that definitely by the time 65nm rolls around, although AMD has refused to comment as to whether or not we'd see a quad core 90nm Opteron.
In the next year or so AMD plans on truly showcasing the scalability of their Opteron architecture by providing platforms with support for up to 32-socket configurations, truly stressing the scalability of AMD's Direct Connect architecture.
Virtualization support is another common theme for upcoming AMD architectures, but once again this is no big surprise.
When referring to the future goals for AMD's architecture, the only example Phil Hester provided for FPU Extensions to AMD64 was the idea of introducing extensions that would accelerate 3D rendering. We got the impression that these extensions would be similar to a SSEn type of extension, but more specifically focused on usage models like 3D rendering.
Through the use of extensions to the AMD64 architecture, Hester proposed that future multi-core designs may be able to treat general purpose cores as almost specialized hardware, but refrained from committing to the use of Cell SPE-like specialized hardware in future AMD microprocessors. We tend to agree with Hester's feelings on this topic, as he approached the question from a very software-centric standpoint; the software isn't currently asking for specialized hardware, it is demanding higher performance general purpose cores, potentially augmented with some application specific instructions.
Obviously, as AMD's microprocessors get faster, wider and more powerful, faster interconnects (HyperTransport 4.0) and memory buses (DDR4/FBD2) are always necessary.
Hester also reaffirmed AMD's decision to produce a mobile-specific microprocessor architecture sometime in the future, much like what Intel did with the Pentium M. AMD is still probably years away from a shipping product, but the design teams are currently in a specification defining stage with regards to the project. So while Turion 64 today is hardly anything more than a rebadged Athlon 64 with a tweaked manufacturing process, there is continued support for Turion 64 to grow to be much different than its desktop counterpart.
We also asked Phil what his thoughts were with regards to CMOS based voltage regulators on-package, similar to what Intel demonstrated a couple of months ago at IDF. Much to our surprise, Phil talked about it being prohibitively expensive, and that the expertise required to manufacturer a voltage regulator in CMOS is very different than a microprocessor, thus it's not incredibly easy either. So while Hester didn't completely rule it out as an option, he did not seem nearly as gung-ho about it as Intel did at IDF. Intel did preemptively counter Hester's arguments back at IDF, saying that once you got the voltage regulation into silicon that you could drive costs down through mass production, and the normal scaling associated with Moore's Law.
While it was nice to see some sort of an idea of future direction for AMD, Hester didn't provide us with much more in the way of specifics. We couldn't help but feel that he was holding back on a lot of information, which has been the case with AMD for a lot of recent history. On the flip side, AMD's products are still incredibly competitive, and Intel's next-generation microarchitecture won't make its shipping debut until the second half of next year. That's a great deal of time for AMD to continue to rest on the success of the Athlon 64 and Opteron architectures, and hopefully more than enough time for AMD to give us something more concrete on what is coming.
We want roadmaps, with firm dates and code names and features, and we've yet to see or hear it. So the best we can report today, is what we told you back at IDF: with the exception of some minor updates as well as the migration to DDR2, the Athlon 64 micro-architecture will remain unchanged throughout 2006.